## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re /	Application of:  Mohammad R. Mirabedini	)	
	Valeriy Sukharev	) Group Art U ) assigned	Init: Not yet
Serial	No. Not yet assigned	)	
		) Examiner:	Not yet assigned
Filed:	Concurrently	)	
<b>5</b>	Association and Mathead of	)	
For:	Apparatus and Method of	)	
	Manufacture for Integrated Circuit	)	
	and CMOS Device Including	)	
	Epitaxially Grown Dielectric on	)	
	Silicon Carbide	ý	

## INFORMATION DISCLOSURE STATEMENT

Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

The Examiner may wish to consider the following references during the examination of the above-identified application:

## NON PATENT LITERATURE DOCUMENTS

- Nobuyuki Sugii, Digh Hisamoto, Katsuyoshi Washio, Natsuki Yokoyama, and Shin'ichiro Kimura, "Enhanced Performance of Strained-Si MOSFETs on CMP SiGe Virtual Substrate," IEEE, 2001, 0-7803-7052-X/01, p. 1-4.
- Paul Comita, AnnaLena Thilderkvist, and Arkadii V. Samoilov, "Applied Materials FEOL Seminar 2002," October 29, 2002, p. 1-37.
- 3 K. Rim, S. Koester, M. Hargrove, J. Chu, P. M. Mooney, J. Ott, T. Kanarsky, P. Ronsheim, M.Ieong, A. Grill, and H.-S. P. Wong, "Strained Si NMOSFETs for High Performance CMOS Technology," IEEE 2001 Symposium on VLSI Technology Digest of Technical Papers, 2001, p. 59 (1-2).

- Yee-Chia Yeo, Qiang Lu, Chenming Hu, Tsu-Jae King, T. Kawashima, M. Oishi, S. Mashiro, and J. Sakai, "Enhanced performance in sub-100 nm CMOSFETs using strained epitaxial silicon-germanium", IEEE International Electron Device Meeting Technical Digest, pp. 753-756, San Francisco, CA, Dec. 2000, www.eecs.berkeley.edu/IPRO/Summary/01abstracts/ycyeo.1.html, p. 1-4.
- R.E. Stallcup, A.F. Aviles, and J.M. Perez, "Atomic Resolution Ultrahigh Vacuum Scanning Tunneling Microscopy of Epitaxial Diamond (100) Films," Appl. Phys. Lett. 66 (18), American Institute of Physics, 1 May 1995, p. 2331-2333.
- Akira Yamada, Tatsuro Watahiki, Shuhei Yagi, Katsuya Abe, and Makoto Konagai, "Epitaxial Growth of Strained Si<sub>1-x</sub> C<sub>x</sub> on Si and Its Application to MOSFET," International Symposium on Quantum Effect Electronics, 2002.

Attached is a completed Form PTO-1449 for the Examiner's convenience in citing these references. Copies of the above identified references are also enclosed.

Signed at Highlands Ranch, Colorado this 10<sup>th</sup> day of September, 2003.

Respectfully submitted,

L. Jon Lindsay
Registration No. 36,855

ATTORNEY FOR APPLICANT

L. Jon Lindsay

1857 W. Spring Water PL

Highlands Ranch, Colorado 80129

Telephone: 720-344-6189 Facsimile: 928-563-4114

PTO/SB/08B (02-03)
Approved for use through 04/30/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection fringer manuscript. Contains a valid OMB control number:

Substitute for form 1449/PTO				Complete if Known		
, Gáboná,	E ISI ISI II I I I I I I I			Application Number	Not Yet Assigned	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)			CLOSURE	Filing Date	Concurrently	
			PPLICANT	First Named Inventor	Mohammad R. Mirabedini	
				Art Unit	Not Yet Assigned	
			ecessary)	Examiner Name	Not Yet Assigned	
Sheet	1	of	1	Attorney Docket Number	03-0730	

Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
	1	Nobuyuki Sugii, Digh Hisamoto, Katsuyoshi Washio, Natsuki Yokoyama, and Shin'ichiro Kimura, "Enhanced Performance of Strained-Si MOSFETs on CMP SiGe Virtual Substrate," IEEE, 2001, 0-7803-7052-X/01, p. 1-4.	
	2	Paul Comita, AnnaLena Thilderkvist, and Arkadii V. Samoilov, "Applied Mater FEOL Seminar 2002," October 29, 2002, p. 1-37.	als
	3	K. Rim, S. Koester, M. Hargrove, J. Chu, P. M. Mooney, J. Ott, T. Kanarsky P. Ronsheim, M. Ieong, A. Grill, and HS. P. Wong, "Strained Si NMOSFET for High Performance CMOS Technology," IEEE 2001 Symposium on VLSI	
		Technology Digest of Technical Papers, 2001, p. 59 (1-2).	
	4	Yee-Chia Yeo, Qiang Lu, Chenming Hu, Tsu-Jae King, T. Kawashima, M. Ois S. Mashiro, and J. Sakai, "Enhanced performance in sub-100 nm CMOSF using strained epitaxial silicon-germanium", IEEE International Electron Device	shi, Ts e
		Meeting Technical Digest, pp. 753-756, San Francisco, CA, Dec. 2000, www.eecs.berkeley.edu/IPRO/Summary/01abstracts/ycyeo.1.html, p. 1-4.	
	5	R.E. Stallcup, A.F. Aviles, and J.M. Perez, "Atomic Resolution Ultrahigh Vacuum Tunneling Microscopy of Epitaxial Diamond (100) Films," Appl. Phys. Lett. 66 (American Institute of Physics, 1 May 1995, p. 2331-2333.	18),
	6	Akira Yamada, Tatsuro Watahiki, Shuhei Yagi, Katsuya Abe, and Makoto Kona "Epitaxial Growth of Strained Si <sub>1-x</sub> C <sub>x</sub> on Si and Its Application to MOSFET," International Symposium on Quantum Effect Electronics, 2002.	ıgai,

Examiner	Date	
Signature	Considered	

<sup>\*</sup>EXAMINER: Initial if reference-considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique diation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of Information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden; should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerca, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.